

Refine Search

Search Results -

Term	Documents
(7 AND 18).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	99
(L18 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	99

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L22

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Tuesday, May 24, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query
side by side

Hit Count Set Name
result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L22</u>	L18 and l7	99	<u>L22</u>
<u>L21</u>	L18 and l6	0	<u>L21</u>
<u>L20</u>	L18 and l5	21	<u>L20</u>
<u>L19</u>	L18 and l4	130	<u>L19</u>
<u>L18</u>	l2 and prefetch\$5	253	<u>L18</u>

DB=PGPB,USPT; PLUR=YES; OP=OR

<u>L17</u>	l2 and prefetch\$5	251	<u>L17</u>
<u>L16</u>	l3 and prefetch\$5	3	<u>L16</u>
<u>L15</u>	l3 and l7	6	<u>L15</u>
<u>L14</u>	l3 and l6	0	<u>L14</u>
<u>L13</u>	l3 and l5	1	<u>L13</u>
<u>L12</u>	l3 and l4	6	<u>L12</u>
<u>L11</u>	l2 and L7	176	<u>L11</u>

<u>L10</u>	l2 and L6	1	<u>L10</u>
<u>L9</u>	l2 and L5	77	<u>L9</u>
<u>L8</u>	l2 and L4	250	<u>L8</u>
<u>L7</u>	(712/215-248)![CCLS]	6277	<u>L7</u>
<u>L6</u>	(711/155)[CCLS]	182	<u>L6</u>
<u>L5</u>	(711/147-169)[CCLS]	9919	<u>L5</u>
<u>L4</u>	(712/2-300)[CCLS]	10993	<u>L4</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L3</u>	L2 and (interlock\$6) near15 (read\$3 or writ\$6)	23	<u>L3</u>
<u>L2</u>	L1 and (recover\$6 or resum\$6) near5 address\$4	1328	<u>L2</u>
<u>L1</u>	(writ\$5 or read\$5) near5 (queu\$3 or buffer\$1)	94299	<u>L1</u>

END OF SEARCH HISTORY

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((interlock* <and> read* <and> writ* <and> (issu*, prefetch*))<in>metad..."

e-mail

Your search matched 1 of 1164322 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[View Session History](#)[New Search](#)» **Key**

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

**1. Performance analysis of the ATLAS Second-Level Trigger software**

Bogaerts, J.A.C.; Botterill, D.R.; Weidong Li; Middleton, R.P.; Werner, P.; Wickens, R.J.; Zobernig, H.;
Nuclear Science, IEEE Transactions on
Volume 49, Issue 2, April 2002 Page(s):383 - 388

[AbstractPlus](#) | [References](#) | Full Text: PDF(255 KB) IEEE JNLindexed by
 Inspec®[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((interlock* <and> read* <and> writ*)<in>metadata)"

e-mail

Your search matched 5 of 1164322 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((interlock* <and> read* <and> writ*)<in>metadata)

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

- | | |
|--------------------------|--|
| <input type="checkbox"/> | <p>1. Register locking in an asynchronous microprocessor
 Paver, N.C.; Day, P.; Furber, S.B.; Garside, J.D.; Woods, J.V.;
 Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings., IEEE 1992 International
 11-14 Oct. 1992 Page(s):351 - 355
 AbstractPlus Full Text: PDE(356 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>2. Relating buffer-oriented microarchitecture validation to high-level pipeline functionality
 Utamaphethai, N.; Blanton, R.D.; Shen, J.P.;
 High-Level Design Validation and Test Workshop, 2001. Proceedings. Sixth IEEE International
 7-9 Nov. 2001 Page(s):3 - 8
 AbstractPlus Full Text: PDE(218 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>3. Design considerations and implementations of a high performance dynamic register file
 Joshi, R.V.; Hwang, W.;
 VLSI Design, 1999. Proceedings. Twelfth International Conference On
 7-10 Jan. 1999 Page(s):526 - 531
 AbstractPlus Full Text: PDE(984 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>4. Performance analysis of the ATLAS Second-Level Trigger software
 Bogaerts, J.A.C.; Botterill, D.R.; Weidong Li; Middleton, R.P.; Werner, P.; Wickens, R.J.; Zobernig, H.;
 Nuclear Science, IEEE Transactions on
 Volume 49, Issue 2, April 2002 Page(s):383 - 388
 AbstractPlus References Full Text: PDE(255 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>5. A personal computer-based monitoring and control system for electron accelerators
 Van Ausdeln, L.A.; Haskell, K.J.; Jones, J.L.;
 Particle Accelerator Conference, 2001. PAC 2001. Proceedings of the 2001
 Volume 2, 18-22 June 2001 Page(s):828 - 830 vol.2
 AbstractPlus Full Text: PDE(549 KB) IEEE CNF</p> |

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE

 Indexed by